RVOPcode
Back To CSR WorkbenchView In Register Browser
CSR Bit Fields

RISC-V uie CSR Register

Address 0x004Privilege UserAccess RW / XLENLegacy or draft-compatibility CSRs

User-mode interrupt enable register. (Compatibility entry for legacy or non-current ratified base privileged specifications; confirm the source extension before use.)

Bit Overview
bit 3 = only bit 3; bits 12..11 = bits 12 down to 11
MSBLSB
Reserved63:9USIE0RW
Field Map

Understand uie By Bit Fields

3 key fields
0

USIE

RW

User software interrupt enable

USIE (bit 0) — User software interrupt enable.

What This Field Controls

  • - User software interrupt enable

Common Values

This field is better understood together with surrounding context than as a fixed memorized enumeration.

↗Open Official Manual
4

UTIE

RW

User timer interrupt enable

UTIE (bit 4) — User timer interrupt enable.

What This Field Controls

  • - User timer interrupt enable

Common Values

This field is better understood together with surrounding context than as a fixed memorized enumeration.

↗Open Official Manual
8

UEIE

RW

User external interrupt enable

UEIE (bit 8) — User external interrupt enable.

What This Field Controls

  • - User external interrupt enable

Common Values

This field is better understood together with surrounding context than as a fixed memorized enumeration.

↗Open Official Manual

What To Check First When Reading This CSR

  • - First confirm that the current hart implements uie; unimplemented or insufficiently privileged accesses raise an illegal-instruction exception.
  • - Use address 0x004 and the lowest access privilege (User) to decide whether software may read it directly.
  • - Do not assume fixed values for reserved, WARL, or WLRL bits; interpret the value according to the specification and implementation.

Risk Checks Before Writing

  • - Preserve bits that are not being changed so reserved or implementation-defined fields are not written with invalid values.
  • - Prefer CSRRS/CSRRC for local set/clear operations to avoid CSRRW overwriting concurrently updated status bits.

Put It Back Into A Real Flow

1

During initialization or the relevant privileged flow, software reads uie to observe the current state.

2

Modify only the target fields while preserving all other bits.

3

Read back the CSR or validate through later trap, interrupt, or context-switch behavior that the setting took effect.