Atomic Operations
The RISC-V A extension comprises Zalrsc and Zaamo, providing LR/SC load-reserved/store-conditional and AMO atomic read-modify-write instructions, with aq/rl bits applying acquire, release, or combined acquire+release ordering constraints.
Core Concepts
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Find related instructions, registers, CSRs, or pseudo-instructions.
Related Entries
Official References
RISC-V behavior on this topic should be checked against the official specifications; content additions should only use facts verifiable in these documents.