RVOPcode
RISC-V Topic Guide

Compressed Instructions and Code Density

The RISC-V C extension provides 16-bit compressed instruction formats to reduce code size, with common classes including compressed arithmetic, loads/stores, stack-pointer-relative accesses, jumps, call/return-related forms, and conditional branches.

C.ADDIC.LWC.SWC.JC.BEQZC.BNEZC.LWSPC.SWSPC.JRC.JALR

Core Concepts

C.ADDI

Find related instructions, registers, CSRs, or pseudo-instructions.

C.LW

Find related instructions, registers, CSRs, or pseudo-instructions.

C.SW

Find related instructions, registers, CSRs, or pseudo-instructions.

C.J

Find related instructions, registers, CSRs, or pseudo-instructions.

C.BEQZ

Find related instructions, registers, CSRs, or pseudo-instructions.

C.BNEZ

Find related instructions, registers, CSRs, or pseudo-instructions.

C.LWSP

Find related instructions, registers, CSRs, or pseudo-instructions.

C.SWSP

Find related instructions, registers, CSRs, or pseudo-instructions.

C.JR

Find related instructions, registers, CSRs, or pseudo-instructions.

C.JALR

Find related instructions, registers, CSRs, or pseudo-instructions.

Related Entries

control-flowfunction-callstack-framecalling-conventionbit-manipulation

Official References

RISC-V behavior on this topic should be checked against the official specifications; content additions should only use facts verifiable in these documents.

RISC-V Unprivileged ISA ManualRISC-V Privileged Architecture ManualRISC-V Assembly Programmer's ManualRISC-V psABI Specification