RVOPcode
RISC-V Topic Guide

Virtual Memory

The RISC-V virtual address translation visualization follows the current interactive animation model: satp.MODE, Sv32/Sv39/Sv48/Sv57 virtual-address splitting, page-table walks, PTE V/R/W/X decisions, leaf/non-leaf paths, superpage alignment, page faults, and physical-address composition.

satp.MODESv32Sv39Sv48Sv57page tablePTEV/R/W/Xleaf PTEsuperpagepage faultphysical address

Core Concepts

satp.MODE

Find related instructions, registers, CSRs, or pseudo-instructions.

Sv32

Find related instructions, registers, CSRs, or pseudo-instructions.

Sv39

Find related instructions, registers, CSRs, or pseudo-instructions.

Sv48

Find related instructions, registers, CSRs, or pseudo-instructions.

Sv57

Find related instructions, registers, CSRs, or pseudo-instructions.

page table

Find related instructions, registers, CSRs, or pseudo-instructions.

PTE

Find related instructions, registers, CSRs, or pseudo-instructions.

V/R/W/X

Find related instructions, registers, CSRs, or pseudo-instructions.

leaf PTE

Find related instructions, registers, CSRs, or pseudo-instructions.

superpage

Find related instructions, registers, CSRs, or pseudo-instructions.

page fault

Find related instructions, registers, CSRs, or pseudo-instructions.

physical address

Find related instructions, registers, CSRs, or pseudo-instructions.

Related Entries

privilege-levelscsr-accesstrap-handlingexception-handlingcontext-switchmemory-ordering

Official References

RISC-V behavior on this topic should be checked against the official specifications; content additions should only use facts verifiable in these documents.

RISC-V Unprivileged ISA ManualRISC-V Privileged Architecture ManualRISC-V Assembly Programmer's ManualRISC-V psABI Specification