RISC-V mcycleh CSR Register

Address 0xB80Privilege MachineAccess RW / RV32 high-half / 32-bitMachine counters and performance-monitoring CSRs

mcycleh is the RV32 high-half CSR for the machine cycle counter.

Related Search Terms

mcycleh CSR mcycleh 0xB80 RV32 mcycle high machine cycle high half 64-bit cycle read RISC-V mcycleh

Bit Overview

Hover for details · Click to jump

bit 3 = only bit 3; bits 12..11 = bits 12 down to 11

MSBLSB

Reserved63:32VALUE31:0RW

Field Map

Understand mcycleh By Bit Fields

1 key fields

31:0

VALUE

Full register value of mcycleh; bits not split out here follow the relevant extension or privileged specification, and reserved or WPRI fields should be preserved when writing other fields and ignored on reads.

VALUE (bits 31:0) — Full register value of mcycleh; bits not split out here follow the relevant extension or privileged specification, and reserved or WPRI fields should be preserved when writing other fields and ignored on reads.

What This Field Controls

- Full register value of mcycleh; bits not split out here follow the relevant extension or privileged specification, and reserved or WPRI fields should be preserved when writing other fields and ignored on reads.

Common Values

This field is better understood together with surrounding context than as a fixed memorized enumeration.

Official Basis & Search Notes

mcycleh is a RW CSR in machine counters and performance-monitoring csrs at 0xB80. Check privilege and implemented extensions before interpreting its bit fields.

mcycleh address, lowest access privilege, and access class are checked against the official CSR table: 0xB80, Machine, RW.

Read it as part of machine counters and performance-monitoring csrs before interpreting the bit-field table on this page.

Modify only target fields and preserve unchanged bits; interpret WPRI and reserved fields only as the official specification and implementation define them.

RISC-V Privileged Architecture Manual RISC-V Unprivileged ISA Manual

What To Check First When Reading This CSR

- First confirm that the current hart implements mcycleh; unimplemented or insufficiently privileged accesses raise an illegal-instruction exception.
- Use address 0xB80 and the lowest access privilege (Machine) to decide whether software may read it directly.
- Do not assume fixed values for reserved, WARL, or WLRL bits; interpret the value according to the specification and implementation.

Risk Checks Before Writing

- Preserve bits that are not being changed so reserved or implementation-defined fields are not written with invalid values.
- Prefer CSRRS/CSRRC for local set/clear operations to avoid CSRRW overwriting concurrently updated status bits.

Put It Back Into A Real Flow

During initialization or the relevant privileged flow, software reads mcycleh to observe the current state.

Modify only the target fields while preserving all other bits.

Read back the CSR or validate through later trap, interrupt, or context-switch behavior that the setting took effect.

FAQ

Can mcycleh be accessed from any privilege level?

Do not decide from the CSR name alone. The official CSR address encoding and tables define the lowest access privilege; this entry records mcycleh as Machine. Access with insufficient privilege or to an unimplemented CSR raises an illegal-instruction exception.

What is easiest to miss when writing mcycleh?

Do not overwrite the whole CSR as if it were an ordinary integer. Modify only target fields, preserve unchanged bits, and follow the specification for WARL, WLRL, WPRI, or reserved fields.