RVOPcode
Home/Instructions/VSM4R-VV
VSM4R.VV

RISC-V VSM4R.VV Instruction Details

Instruction ManualR-type

Vector four SM4 encryption/decryption rounds; executes as an unmasked element-group crypto instruction.

Instruction Syntax

vsm4r.vv vd, vs2
Operand Breakdown
vd: destination vector register group.
vs2/vs1 or scalar source: selected by suffixes such as .vv, .vx, .vi, or .vf.
vm: when present, vm=0 uses v0 as the execution mask and vm=1 is unmasked.
ZvksedVector CryptoSM4
Related Search Terms
vsm4r.vv instructionRISC-V vsm4r.vvvsm4r.vv syntaxvsm4r.vv encodingvsm4r.vv vector SM4vsm4r.vv SM4vsm4r.vv element group

Instruction Behavior

VSM4R.VV is a vector four SM4 encryption/decryption rounds instruction. SM4 forms use SEW=32, EGW=128, and EGS=4.

Quick Understanding & Search Notes

VSM4R.VV is an SM4 vector crypto instruction executed over element groups, not an ordinary independent per-element integer operation.

SM4 uses 128-bit element groups; the .vs form takes one scalar element group from vs2.
The official syntax has no vm operand, so v0.t masking is not added.
RISC-V Unprivileged ISA Manual: Vector Cryptography Extensions 1.0RISC-V Unprivileged ISA Manual: V standard vector extension

Vector Execution Context

When reading VSM4R.VV, do not stop at the mnemonic. Official V-extension semantics also depend on the current vl, vtype, and mask state. .vv: two vector sources participate element by element.

Check vl first

The current vl determines the number of body elements. Typical code executes vsetvli, vsetivli, or vsetvl before this instruction.

Then check vtype

The current vtype supplies SEW, LMUL, tail policy, and mask policy; these affect element width, register-group size, and inactive/tail destination elements.

Then check vm/v0

For ordinary vector instructions with vm, vm=0 uses v0 as the execution mask and vm=1 is unmasked. A few forms such as VMERGE use v0 as data-selection input.

Official source: RISC-V V Standard Extension for Vector Operations

Common Usage Scenarios

Crypto & Security

Understand this scenario with real code like «vsm4r.vv vd, vs2».

Vector Acceleration

Understand this scenario with real code like «vsm4r.vv vd, vs2».

Pre-Use Checklist

Syntax Check
  • Confirm the current instruction format is R-type.
  • Confirm the operand order matches the example.
Semantic Check
  • Ensure the destination register usage is compatible with the calling convention.
  • Confirm this is not the lower-level form of a pseudo-instruction expansion.

Pitfalls / Common Confusions

There is no vm operand; this element-group crypto instruction is unmasked.
SEW must be 32, and vl/vstart must be multiples of EGS=4.
Watch vd input/output use and the official register-group overlap restrictions.

FAQ

Is VSM4R.VV an element-wise masked operation?

No. It is an element-group crypto instruction and the official syntax has no vm.

What vtype restriction matters for VSM4R.VV?

SEW must be 32 and LMUL*VLEN must cover a 128-bit element group.