RVOPcode
Home/Instructions/Load Byte
LB

RISC-V LB Instruction Details

Instruction ManualI-type

Load a byte from memory, sign-extend to 32 bits, and write to rd

Instruction Syntax

lb rd, offset(rs1)
Operand Breakdown
Destination rd: general-purpose register receiving the result.
Source rs1: register holding the first operand.
Immediate imm: 12-bit signed value, sign-extended before operation with rs1.
RV32IMemory Load
Related Search Terms
LB instructionRISC-V LBlb syntaxlb encodinglb I-typeLB vs LBUlb load

Instruction Behavior

LB (I-type, opcode=0000011, funct3=000) loads an 8-bit byte from memory at the effective address (rs1 + sign-extended 12-bit offset), sign-extends it to 32 bits, and writes to rd. Misaligned access behavior depends on the EEI.

LB Decode And Execute Animation

Uses the same rhythm as the ADDI page: machine-code fields, fixed-field identification, operand reads, instruction-specific execution, and ISA-visible state update.

rd
imm
rs1
lb
,
(
)
Execution Context
31..20
19..15
14..12
11..7
6..0
000000000000
imm[11:0]
01010
rs1
000
funct3
00101
rd
0000011
opcode
Execution Data Path
instruction
0x00050283
opcode
0000011 -> LOAD
funct3
000 -> LB
rd / base
t0(x5) / a0(x10)=0x00001000
offset
000000000000 -> 0; ea=0x00001000
load
8-bit 0x000000F2 -> sign extend
x5
t0(x5) = 0xFFFFFFF2
Current Step

Concept Step: receive the 32-bit instruction encoding

The machine code is split by the current instruction format; the animation starts from encoding/decode.

encoding: 0x00050283
syntax : lb t0(x5), 0(a0(x10))
result : t0(x5) = 0xFFFFFFF2

This animation shows ISA-visible decode and state changes, not any specific CPU pipeline, cache, prediction, or timing implementation.

Quick Understanding & Search Notes

LB reads a 8-bit byte from the effective address formed by rs1 plus a signed 12-bit offset, then sign-extends the value into rd.

All base loads form an effective byte address as rs1 plus a sign-extended 12-bit offset.
Naturally aligned accesses should not raise address-misaligned exceptions; misaligned behavior depends on the execution environment interface.
RISC-V Unprivileged ISA Manual: RV32I Base Integer Instruction Set

Common Usage Scenarios

Data Loading

Understand this scenario with real code like «lb x5, 0(x10) # x5 = sign_ext(mem[x10+0][7:0])».

Type Conversion

Understand this scenario with real code like «lb x5, 0(x10) # x5 = sign_ext(mem[x10+0][7:0])».

Network & Byte Order

Understand this scenario with real code like «lb x5, 0(x10) # x5 = sign_ext(mem[x10+0][7:0])».

Pre-Use Checklist

Syntax Check
  • Confirm the current instruction format is I-type.
  • Confirm the operand order matches the example.
Semantic Check
  • Ensure the destination register usage is compatible with the calling convention.
  • Confirm this is not the lower-level form of a pseudo-instruction expansion.

Pitfalls / Common Confusions

Sign extension: if byte MSB=1, upper bits filled with 1
Behavior of misaligned addresses is EEI-dependent

FAQ

What offset range does LB use?

Base load instructions use a sign-extended 12-bit byte offset, typically -2048 through 2047.

What is the difference between signed and unsigned loads?

LB/LH/LW sign-extend the loaded value to XLEN; LBU/LHU zero-extend. On RV64, use LWU when a 32-bit word should be zero-extended.