RVOPcode
Back To CSR WorkbenchView In Register Browser
CSR Bit Fields

RISC-V vsieh CSR Register

Address 0x214Privilege Hypervisor direct / VS aliasAccess HRW / 32-bit RV32 high halfHypervisor and virtualization CSRs

vsieh is the AIA RV32 32-bit CSR used to access the upper interrupt-enable half, vsie[63:32].

Related Search Terms
vsieh CSRvsieh 0x214vsie 63:32RV32 vsiehvsieh AIA
Bit Overview
bit 3 = only bit 3; bits 12..11 = bits 12 down to 11
MSBLSB
Field Map

Understand vsieh By Bit Fields

0 key fields
Official Basis & Search Notes

vsieh is the AIA-defined RV32 high-half CSR for vsie[63:32]; it does not exist on RV64, and unimplemented or non-pending high-half bits may be read-only zero.

vsieh address, access class, and width are checked against the official AIA table: 0x214, HRW, 32-bit, RV32 only.
vsieh accesses the upper 32 bits of AIA-widened vsie; bit semantics apply only to officially defined and writable interrupt-enable bits.
mstateen0.AIA and hstateen0.AIA can restrict lower-privilege or virtual-machine access to AIA state such as vsieh.
RISC-V Privileged Architecture Manual - CSR tableRISC-V Advanced Interrupt Architecture CSR chapter

What To Check First When Reading This CSR

  • - vsieh is defined by AIA and exists only for RV32; RV64 does not have this high-half CSR.
  • - mstateen0.AIA/hstateen0.AIA can control lower-privilege or virtual-machine access to AIA state such as vsieh.

Risk Checks Before Writing

  • - Write only officially defined and writable high-half interrupt-enable bits; unimplemented bits or bits whose interrupts cannot become pending may be read-only zero.

Put It Back Into A Real Flow

1

Use vsieh only on RV32+AIA targets to access vsie[63:32].

2

First confirm AIA state-enable bits permit access, then read or write the required high-half interrupt-enable bits.

3

RV64 software accesses the full interrupt-enable state directly through 64-bit vsie.

FAQ

Can VS-mode directly access vsieh's separate CSR address?

No. The H extension substitutes VS state for the corresponding supervisor CSR when V=1; direct access to the separate VS CSR address raises a virtual-instruction exception.

What does vsieh mainly hold?

vsieh holds the vsie[63:32] high-half interrupt-enable bits on RV32+AIA; this CSR does not exist on RV64.