Home/Instructions/VRGATHER-VI
VRGATHER.VI

RISC-V VRGATHER.VI Instruction Details

Instruction ManualI-type

Gather the same indexed element from vs2 using a 5-bit immediate index.

Instruction Syntax

vrgather.vi vd, vs2, imm, vm
Operand Breakdown
vd: destination vector register group.
vs2/vs1 or scalar source: selected by suffixes such as .vv, .vx, .vi, or .vf.
vm: when present, vm=0 uses v0 as the execution mask and vm=1 is unmasked.
VVector PermutationGather

Instruction Behavior

VRGATHER.VI uses a 5-bit zero-extended immediate as the element index so active destination elements read the same indexed position from vs2; an index greater than or equal to VLMAX produces zero.

VRGATHER.VI Decode And Execute Animation

Starts from OP-V encoding fields, then shows how VRGATHER uses the second source as element indexes, gathers from vs2 within VLMAX, and writes zero for out-of-range indexes.

Instruction input
vrgather.vi
immediate value
3 -> index 3
5-bit unsigned uimm is zero-extended as the element index, not truncated by SEW
OP-V encodingvrgather.vi
funct6
001100
vm
0
vs2
01000
uimm
00011
funct3
011
vd
00100
opcode
1010111
lane
0
1
2
3
4
5
6
7
v8
0x0002
0x0007
0x000c
0x0011
0x0016
0x001b
0x0020
0x0025
idx
idx
idx
idx
idx
idx
idx
idx
imm
0x0003
0x0003
0x0003
0x0003
0x0003
0x0003
0x0003
0x0003
v0.t
1
0
1
1
1
0
1
1
v4
...
-
...
...
...
-
...
...
Current step

Show OP-V 32-bit encoding fields

vrgather.vi uses OP-V encoding. The animation places fixed fields, register fields, vm, and the uimm field in one encoding strip.

This animation shows only ISA-visible relationships from the official V extension: OP-V field decode, active-element reads, element-index/packing/select/move rearrangement integer indexed gather, boundary/selection rules, and vd writeback. It does not model pipelines, caches, or timing.

Quick Understanding & Search Notes

vrgather.vi uses the 5-bit zero-extended uimm as one shared element index, so active lanes read vs2[uimm]; an out-of-range index writes zero.

OP-V encoding uses funct6=001100 and funct3=011 for vrgather.vi.
uimm is an element number, not a byte offset.
vm controls whether body elements update.
Encodings with destination/source register-group overlap between vd and vs2 are reserved.

Vector Execution Context

When reading VRGATHER.VI, do not stop at the mnemonic. Official V-extension semantics also depend on the current vl, vtype, and mask state. .vi: one vector source and a small immediate participate.

Check vl first

The current vl determines the number of body elements. Typical code executes vsetvli, vsetivli, or vsetvl before this instruction.

Then check vtype

The current vtype supplies SEW, LMUL, tail policy, and mask policy; these affect element width, register-group size, and inactive/tail destination elements.

Then check vm/v0

For ordinary vector instructions with vm, vm=0 uses v0 as the execution mask and vm=1 is unmasked. A few forms such as VMERGE use v0 as data-selection input.

Official source: RISC-V V Standard Extension for Vector Operations

Common Usage Scenarios

Table Lookup

Understand this scenario with real code like «vrgather.vi v8, v12, 3, v0.t».

Reorder

Understand this scenario with real code like «vrgather.vi v8, v12, 3, v0.t».

Compress/Decompress

Understand this scenario with real code like «vrgather.vi v8, v12, 3, v0.t».

Pre-Use Checklist

Syntax Check
  • Confirm the current instruction format is I-type.
  • Confirm the operand order matches the example.
Semantic Check
  • Ensure the destination register usage is compatible with the calling convention.
  • Confirm this is not the lower-level form of a pseudo-instruction expansion.

Pitfalls / Common Confusions

The immediate field is a 0..31 element index, not a signed immediate.
An index >= VLMAX produces zero.
All active lanes use the same immediate index.
The vd destination register group must not overlap the vs2 source vector register group.

FAQ

What is the immediate range for vrgather.vi?

It uses a 5-bit zero-extended immediate field, so the animation validates 0..31; if that index is greater than or equal to current VLMAX, the result element is zero.